Fault and Glitch Resistant Implementations


Posted on in Presentations

Cryptographic designs that are both fault/glitch resistant and side-channel resistant are discussed. Topic 1: Feeding Two Cats with One Bowl: On Designing a Fault and Side-Channel Resistant Software Encoding Scheme Authors: Jakub Breier and Xiaolu Hou Topic 2: An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order Authors: Hannes Gross, Stefan Mangard and Thomas Korak

Join the RSAC Membership to unlock AI-powered summaries, mind maps, and slides for this and other RSAC Conference presentations. Learn more.

Participants
Jakub Breier

Participant

Senior Cryptography Security Analyst, Underwriters Laboratories

Hannes Gross

Participant

Ph.D. Student, Graz University of Technology


Share With Your Community