Side-Channel Resistant Implementations

Closed captioning will be available in English and Japanese for all keynotes and RSAC track sessions.
Please note: All times are in SGT.

More efficient cryptographic implementations that are resistant to higher order side-channel attacks are discussed. Topic 1: Time-Memory Trade-Offs for Side-Channel Resistant Implementations Author: Praveen Kumar Vadnala Topic 2: Hiding Higher-Order Side-Channel Leakage—Randomizing Cryptographic Implementations in Reconfigurable Hardware Authors: Pascal Sasdrich, Amir Moradi and Tim Güneysu

Download pptx
Download pdf